{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T03:13:41Z","timestamp":1725765221528},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/isscc.2008.4523163","type":"proceedings-article","created":{"date-parts":[[2008,5,21]],"date-time":"2008-05-21T15:39:02Z","timestamp":1211384342000},"page":"274-613","source":"Crossref","is-referenced-by-count":16,"title":["2GHz 2Mb 2T Gain-Cell Memory Macro with 128GB\/s Bandwidth in a 65nm Logic Process"],"prefix":"10.1109","author":[{"given":"Dinesh","family":"Somasekhar","sequence":"first","affiliation":[]},{"given":"Yibin","family":"Ye","sequence":"additional","affiliation":[]},{"given":"Paolo","family":"Aseron","sequence":"additional","affiliation":[]},{"given":"Shih-Lien","family":"Lu","sequence":"additional","affiliation":[]},{"given":"Muhammad","family":"Khellah","sequence":"additional","affiliation":[]},{"given":"Jason","family":"Howard","sequence":"additional","affiliation":[]},{"given":"Greg","family":"Ruhl","sequence":"additional","affiliation":[]},{"given":"Tanay","family":"Karnik","sequence":"additional","affiliation":[]},{"given":"Shekhar Y.","family":"Borkar","sequence":"additional","affiliation":[]},{"given":"Vivek","family":"De","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Keshavarzi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIR.2005.1541633"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/MIEL.2002.1003306"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373506"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907996"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346592"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419253"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.1990.111074"}],"event":{"name":"2008 IEEE International Solid-State Circuits Conference","start":{"date-parts":[[2008,2,3]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2008,2,7]]}},"container-title":["2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4497158\/4523032\/04523163.pdf?arnumber=4523163","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,4]],"date-time":"2021-06-04T16:27:57Z","timestamp":1622824077000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4523163\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2008.4523163","relation":{},"subject":[],"published":{"date-parts":[[2008,2]]}}}