{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T02:56:17Z","timestamp":1769914577391,"version":"3.49.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/isscc.2008.4523167","type":"proceedings-article","created":{"date-parts":[[2008,5,21]],"date-time":"2008-05-21T11:39:02Z","timestamp":1211369942000},"page":"282-613","source":"Crossref","is-referenced-by-count":6,"title":["A 0.1-to-1.5GHz 4.2mW All-Digital DLL with Dual Duty-Cycle Correction Circuit and Update Gear Circuit for DRAM in 66nm CMOS Technology"],"prefix":"10.1109","author":[{"given":"Won-Joo","family":"Yun","sequence":"first","affiliation":[]},{"given":"Hyun Woo","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Dongsuk","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Shin Deok","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Ji Yeon","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Hyeng Ouk","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Dong Uk","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Sujeong","family":"Sim","sequence":"additional","affiliation":[]},{"given":"Young Ju","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Won Jun","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Keun Soo","family":"Song","sequence":"additional","affiliation":[]},{"given":"Sang Hoon","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Hyang Hwa","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Hyung Wook","family":"Moon","sequence":"additional","affiliation":[]},{"given":"Seung Wook","family":"Kwack","sequence":"additional","affiliation":[]},{"given":"Jung Woo","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Young Kyoung","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Nak Kyu","family":"Park","sequence":"additional","affiliation":[]},{"given":"Kwan Weon","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Young Jung","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Jin-Hong","family":"Ahn","sequence":"additional","affiliation":[]},{"given":"Ye Seok","family":"Yang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852847"},{"key":"2","first-page":"547","article-title":"a 2.5gb\/s\/pin 256mb gddr3 sdram with series pipelined cas latency control and dual-loop digital dll","author":"lee","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2003.1221227"},{"key":"5","first-page":"287","article-title":"built-in duty cycle corrector using coded phase blending scheme for ddr\/ddr2 synchronous dram application","author":"kim","year":"2003","journal-title":"Dig Symp VLSI Circuits"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/4.760373"}],"event":{"name":"2008 IEEE International Solid-State Circuits Conference","location":"San Francisco, CA, USA","start":{"date-parts":[[2008,2,3]]},"end":{"date-parts":[[2008,2,7]]}},"container-title":["2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4497158\/4523032\/04523167.pdf?arnumber=4523167","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,4]],"date-time":"2021-06-04T12:28:17Z","timestamp":1622809697000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4523167\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2008.4523167","relation":{},"subject":[],"published":{"date-parts":[[2008,2]]}}}