{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T12:42:19Z","timestamp":1725626539383},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/isscc.2008.4523217","type":"proceedings-article","created":{"date-parts":[[2008,5,21]],"date-time":"2008-05-21T15:39:02Z","timestamp":1211384342000},"page":"382-622","source":"Crossref","is-referenced-by-count":12,"title":["A Single-Power-Supply 0.7V 1GHz 45nm SRAM with An Asymmetrical Unit-\u00df-ratio Memory Cell"],"prefix":"10.1109","author":[{"given":"A.","family":"Kawasumi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Yabe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Takeyama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"O.","family":"Hirabayashi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Kushida","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Tohata","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Sasaki","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Katayama","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Fukano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.","family":"Fujimura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Otsuka","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705290"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705287"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696323"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342738"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373424"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"4","first-page":"622","article-title":"a 5.6ghz 64kb dual-read data cache for the power6 processor","author":"davis","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342772"}],"event":{"name":"2008 IEEE International Solid-State Circuits Conference","start":{"date-parts":[[2008,2,3]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2008,2,7]]}},"container-title":["2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4497158\/4523032\/04523217.pdf?arnumber=4523217","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,4]],"date-time":"2021-06-04T20:12:32Z","timestamp":1622837552000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4523217\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2008.4523217","relation":{},"subject":[],"published":{"date-parts":[[2008,2]]}}}