{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T08:11:10Z","timestamp":1725437470599},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,2]]},"DOI":"10.1109\/isscc.2008.4523224","type":"proceedings-article","created":{"date-parts":[[2008,5,21]],"date-time":"2008-05-21T11:39:02Z","timestamp":1211369942000},"page":"396-397","source":"Crossref","is-referenced-by-count":0,"title":["E2: Can Multicore Integration Justify the Increased Cost of Process Scalling?"],"prefix":"10.1109","author":[{"given":"Thucydides","family":"Xanthopoulos","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Don","family":"Draper","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"2008 IEEE International Solid-State Circuits Conference","start":{"date-parts":[[2008,2,3]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2008,2,7]]}},"container-title":["2008 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4497158\/4523032\/04523224.pdf?arnumber=4523224","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,4]],"date-time":"2021-06-04T12:28:00Z","timestamp":1622809680000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4523224\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,2]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/isscc.2008.4523224","relation":{},"subject":[],"published":{"date-parts":[[2008,2]]}}}