{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T19:44:36Z","timestamp":1749584676245,"version":"3.28.0"},"reference-count":45,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977291","type":"proceedings-article","created":{"date-parts":[[2009,6,3]],"date-time":"2009-06-03T17:51:36Z","timestamp":1244051496000},"page":"14-20","source":"Crossref","is-referenced-by-count":52,"title":["Adaptive circuits for the 0.5-V nanoscale CMOS era"],"prefix":"10.1109","author":[{"given":"K.","family":"Itoh","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","first-page":"14","author":"akamatsu","year":"1996","journal-title":"A Low Power Data Holding Circuit with an Intermittent Power Supply scheme for sub-1V MT-CMOS LSIs"},{"doi-asserted-by":"publisher","key":"35","DOI":"10.1109\/VLSIC.1992.229287"},{"doi-asserted-by":"publisher","key":"17","DOI":"10.1109\/VLSIC.1996.507743"},{"doi-asserted-by":"publisher","key":"36","DOI":"10.1145\/1228784.1228789"},{"doi-asserted-by":"publisher","key":"18","DOI":"10.1109\/ISSCC.2007.373424"},{"doi-asserted-by":"publisher","key":"33","DOI":"10.1109\/N-SSC.2008.4785691"},{"doi-asserted-by":"publisher","key":"15","DOI":"10.1109\/ISSCC.2007.373464"},{"key":"34","first-page":"73","article-title":"a highly manufacturable deep trench based dram cell layout with a planar array device in a 70nm technology","author":"amon","year":"2004","journal-title":"IEDM Dig"},{"doi-asserted-by":"publisher","key":"16","DOI":"10.1109\/ISSCC.2008.4523226"},{"key":"39","first-page":"198","article-title":"a 940mhz data-rate 8mb cmos sram","author":"braceras","year":"1999","journal-title":"ISSCC Dig"},{"doi-asserted-by":"publisher","key":"13","DOI":"10.1109\/ISSCC.2007.373463"},{"doi-asserted-by":"publisher","key":"14","DOI":"10.1109\/VLSIC.2005.1469380"},{"key":"37","first-page":"1577","article-title":"a 2-ns cycle, 3.8-ns access 512kb cmos ecl sram with a fully pipelined architecture","author":"chappel","year":"1991","journal-title":"IEEE JSSC"},{"doi-asserted-by":"publisher","key":"11","DOI":"10.1109\/IEDM.2007.4418975"},{"key":"38","first-page":"354","article-title":"a 1v 0.9mw at 100mhz 2x16b sram utilizing a half-swing pulsed-decoder and write-bus architecture in 0.25 m dual-vt cmos","author":"mori","year":"1998","journal-title":"ISSCC Dig"},{"key":"12","first-page":"5934","article-title":"approach for physical design in sub-100 nm era","volume":"6","author":"masuda","year":"2005","journal-title":"ISCAS"},{"doi-asserted-by":"publisher","key":"21","DOI":"10.1109\/CICC.2004.1358816"},{"doi-asserted-by":"publisher","key":"20","DOI":"10.1109\/JSSC.2004.838014"},{"doi-asserted-by":"publisher","key":"43","DOI":"10.1109\/IEDM.2008.4796663"},{"doi-asserted-by":"publisher","key":"42","DOI":"10.1109\/IEDM.2008.4796664"},{"doi-asserted-by":"publisher","key":"41","DOI":"10.1109\/VLSIC.2008.4585936"},{"key":"40","first-page":"422","article-title":"a 390mm2 16 bank 1gb ddr sdram with hybrid bitline architecture","author":"kirihata","year":"1999","journal-title":"ISSCC Dig"},{"key":"45","first-page":"98","article-title":"an 80-tile 1.28tflops network-on-chip in 65nm cmos","author":"vanbal","year":"2007","journal-title":"ISSCC Dig"},{"key":"44","article-title":"low-vt small-offset gated preamplifier for sub-1-v gigabit dram arrays","author":"akiyama","year":"2009","journal-title":"ISSCC Dig"},{"key":"22","first-page":"624","article-title":"a 4.2ghz 0.3mm2 256kb dual-vcc sram building block in 65nm cmos","author":"khellah","year":"2006","journal-title":"ISSCC Dig"},{"doi-asserted-by":"publisher","key":"23","DOI":"10.1109\/ISSCC.2008.4523214"},{"doi-asserted-by":"publisher","key":"24","DOI":"10.1109\/ISSCC.2008.4523215"},{"doi-asserted-by":"publisher","key":"25","DOI":"10.1109\/ISSCC.2005.1494078"},{"doi-asserted-by":"publisher","key":"26","DOI":"10.1109\/ISSCC.2005.1494075"},{"doi-asserted-by":"publisher","key":"27","DOI":"10.1109\/ESSCIRC.2008.4681848"},{"doi-asserted-by":"publisher","key":"28","DOI":"10.1109\/VLSIC.2007.4342739"},{"doi-asserted-by":"publisher","key":"29","DOI":"10.1109\/IEDM.2007.4418976"},{"year":"2007","author":"itoh","journal-title":"Ultra-Low Voltage Nano-Scale","key":"3"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1109\/ULIS.2008.4527128"},{"doi-asserted-by":"publisher","key":"10","DOI":"10.1109\/JSSC.1989.572629"},{"doi-asserted-by":"publisher","key":"1","DOI":"10.1109\/ICECS.2007.4511097"},{"doi-asserted-by":"publisher","key":"30","DOI":"10.1109\/VLSIT.2008.4588604"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1109\/5.915376"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1109\/5.915376"},{"doi-asserted-by":"publisher","key":"32","DOI":"10.1109\/VLSIT.2006.1705211"},{"doi-asserted-by":"publisher","key":"5","DOI":"10.1147\/rd.475.0525"},{"doi-asserted-by":"publisher","key":"31","DOI":"10.1109\/IEDM.1989.74182"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04478-0","author":"itoh","year":"2001","journal-title":"VLSI Memory Chip Design"},{"doi-asserted-by":"publisher","key":"9","DOI":"10.1147\/rd.504.0491"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1109\/ISSCC.2006.1696029"}],"event":{"name":"2009 IEEE International Solid-State Circuits Conference (ISSCC 2009)","start":{"date-parts":[[2009,2,8]]},"location":"San Francisco, CA","end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977291.pdf?arnumber=4977291","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T20:38:14Z","timestamp":1497818294000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4977291\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":45,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977291","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}