{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,16]],"date-time":"2026-07-16T12:47:41Z","timestamp":1784206061778,"version":"3.55.0"},"reference-count":36,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977293","type":"proceedings-article","created":{"date-parts":[[2009,6,3]],"date-time":"2009-06-03T13:51:36Z","timestamp":1244037096000},"page":"23-28","source":"Crossref","is-referenced-by-count":90,"title":["The new era of scaling in an SoC world"],"prefix":"10.1109","author":[{"given":"M.","family":"Bohr","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796772"},{"key":"35","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2001.979636"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/.2005.1469273"},{"key":"36","article-title":"the human brain, an introduction to its functional anatomy","author":"nolte","year":"2002","journal-title":"Mosby Fifth Edition"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588602"},{"key":"33","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346846"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494075"},{"key":"34","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588575"},{"key":"16","first-page":"92","article-title":"65nm cmos high-speed, general purpose and low powertransistor technology for high volume foundry application","author":"fung","year":"2004","journal-title":"Symp VLSITechnology"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346592"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585952"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373610"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977306"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1117\/12.772116"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373606"},{"key":"22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2004.1345455"},{"key":"23","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796614"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2003.1221121"},{"key":"25","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346923"},{"key":"26","first-page":"885","article-title":"a novel electrode-induced strain engineering for high performance soi finfet utilizing si (110) channel for both n and pmosfets","author":"kang","year":"2006","journal-title":"IEDM Tech Dig"},{"key":"27","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796798"},{"key":"28","first-page":"625","article-title":"heterogeneous integration of enhancement mode in0.7ga0.3as quantum well transistor on silicon substrate using thin (<2 um) composite buffer architecture for high-speed and low-voltage (0.5v) logic applications","author":"hudait","year":"0","journal-title":"IEDM Tech Dig"},{"key":"29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419018"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2004.836648"},{"key":"2","first-page":"978","article-title":"a 90nm high volume manufacturing logic technology featuring novel 45nm gate length strained silicon cmos transistors","author":"ghani","year":"2003","journal-title":"IEDM Tech Dig"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.881198"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1974.1050511"},{"key":"30","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2005.1609347"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418976"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2008.4588589"},{"key":"32","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977511"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4418914"},{"key":"31","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2008.4546909"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2004.1419253"},{"key":"9","article-title":"a 4.0ghz 291mb voltage-scalable sram in 32nm high- metal-gate cmos with integrated power management","author":"wang","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796777"}],"event":{"name":"2009 IEEE International Solid-State Circuits Conference (ISSCC 2009)","location":"San Francisco, CA","start":{"date-parts":[[2009,2,8]]},"end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977293.pdf?arnumber=4977293","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:31:24Z","timestamp":1489753884000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4977293\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":36,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977293","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}