{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:58:13Z","timestamp":1761580693569},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977307","type":"proceedings-article","created":{"date-parts":[[2009,6,3]],"date-time":"2009-06-03T13:51:36Z","timestamp":1244037096000},"page":"60-61,61a","source":"Crossref","is-referenced-by-count":9,"title":["A chip-stacked memory for on-chip SRAM-rich SoCs and processors"],"prefix":"10.1109","author":[{"given":"Hideaki","family":"Saito","sequence":"first","affiliation":[]},{"given":"Masayuki","family":"Nakajima","sequence":"additional","affiliation":[]},{"given":"Takumi","family":"Okamoto","sequence":"additional","affiliation":[]},{"given":"Yusuke","family":"Yamada","sequence":"additional","affiliation":[]},{"given":"Akira","family":"Ohuchi","sequence":"additional","affiliation":[]},{"given":"Noriyuki","family":"Iguchi","sequence":"additional","affiliation":[]},{"given":"Toshitsugu","family":"Sakamoto","sequence":"additional","affiliation":[]},{"given":"Koichi","family":"Yamaguchi","sequence":"additional","affiliation":[]},{"given":"Masayuki","family":"Mizuno","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"748","article-title":"low power architecture and design techniques for mobile handset lsi meditytm m2","author":"kunie","year":"2008","journal-title":"Proc ASPDAC"},{"key":"2","first-page":"260","article-title":"a 65nm single-chip application and dual- mode baseband processor with partial clock activation and ip-mmu","author":"naruse","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493906"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696226"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332633"}],"event":{"name":"2009 IEEE International Solid-State Circuits Conference (ISSCC 2009)","start":{"date-parts":[[2009,2,8]]},"location":"San Francisco, CA","end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977307.pdf?arnumber=4977307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,8,12]],"date-time":"2019-08-12T21:28:33Z","timestamp":1565645313000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4977307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977307","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}