{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,22]],"date-time":"2025-11-22T10:54:14Z","timestamp":1763808854295},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977310","type":"proceedings-article","created":{"date-parts":[[2009,6,3]],"date-time":"2009-06-03T17:51:36Z","timestamp":1244051496000},"page":"66-67,67a","source":"Crossref","is-referenced-by-count":4,"title":["A 4Gb\/s\/ch 356fJ\/b 10mm equalized on-chip interconnect with nonlinear charge-injecting transmit filter and transimpedance receiver in 90nm CMOS"],"prefix":"10.1109","author":[{"family":"Byungsub Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Stojanovic","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"552","article-title":"equalized interconnect for on-chip networks: modeling and optimization framework","author":"kim","year":"2007","journal-title":"ICCAD"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373469"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373470"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857351"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862351"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"4","first-page":"265","article-title":"a 32gb\/s on-chip bus with driver preemphasis signaling","author":"zhang","year":"2006","journal-title":"CICC"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2004.1346611"}],"event":{"name":"2009 IEEE International Solid-State Circuits Conference (ISSCC 2009)","start":{"date-parts":[[2009,2,8]]},"location":"San Francisco, CA","end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977310.pdf?arnumber=4977310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:26:42Z","timestamp":1489768002000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4977310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977310","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}