{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T22:15:00Z","timestamp":1768342500585,"version":"3.49.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977346","type":"proceedings-article","created":{"date-parts":[[2009,6,3]],"date-time":"2009-06-03T13:51:36Z","timestamp":1244037096000},"page":"138-139,139a","source":"Crossref","is-referenced-by-count":1,"title":["A 6Gb\/s\/pin pseudo-differential signaling using common-mode noise rejection techniques without reference signal for DRAM interfaces"],"prefix":"10.1109","author":[{"family":"Kyung-Soo Ha","sequence":"first","affiliation":[]},{"family":"Lee-Sup Kim","sequence":"additional","affiliation":[]},{"family":"Seung-Jun Bae","sequence":"additional","affiliation":[]},{"family":"Kwang-Il Park","sequence":"additional","affiliation":[]},{"family":"Joo Sun Choi","sequence":"additional","affiliation":[]},{"family":"Young-Hyun Jun","sequence":"additional","affiliation":[]},{"family":"Kinam Kim","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/82.924072"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852010"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2003.818566"},{"key":"7","first-page":"278","article-title":"a 60nm 6gb\/s\/pin gddr5 graphics dram with multifaceted clocking and isi\/ssn-reduction techniques","author":"bae","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"6","first-page":"112","article-title":"a 3.2gb\/s 8b single-ended integrating dfe rx for 2-drop dram interface with internal reference voltage and digital calibration","author":"chi","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.885977"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705320"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908002"}],"event":{"name":"2009 IEEE International Solid-State Circuits Conference (ISSCC 2009)","location":"San Francisco, CA","start":{"date-parts":[[2009,2,8]]},"end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977346.pdf?arnumber=4977346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:50:58Z","timestamp":1489755058000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4977346\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977346","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}