{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T14:36:37Z","timestamp":1742394997558},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977355","type":"proceedings-article","created":{"date-parts":[[2009,6,3]],"date-time":"2009-06-03T13:51:36Z","timestamp":1244037096000},"page":"156-157,157a","source":"Crossref","is-referenced-by-count":12,"title":["A 45nm single-chip application-and-baseband processor using an intermittent operation technique"],"prefix":"10.1109","author":[{"given":"Motoyasu","family":"Shirasaki","sequence":"first","affiliation":[]},{"given":"Yoichi","family":"Nishida","sequence":"additional","affiliation":[]},{"given":"Toshiyuki","family":"Ishioka","sequence":"additional","affiliation":[]},{"given":"Junji","family":"Michiyama","sequence":"additional","affiliation":[]},{"given":"Yusaku","family":"Miyazaki","sequence":"additional","affiliation":[]},{"given":"Masahiro","family":"Hoshaku","sequence":"additional","affiliation":[]},{"given":"Hiroo","family":"Yamamoto","sequence":"additional","affiliation":[]},{"given":"Sachio","family":"Ogawa","sequence":"additional","affiliation":[]},{"given":"Takuya","family":"Arimura","sequence":"additional","affiliation":[]},{"given":"Hiroshi","family":"Hirai","sequence":"additional","affiliation":[]},{"given":"Yasuo","family":"Iizuka","sequence":"additional","affiliation":[]},{"given":"Tsutomu","family":"Sekibe","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","article-title":"instruction parallel processor (ipp) architecture on panasonic integrated platform for digital ce","author":"nakajima","year":"2005","journal-title":"Spring Processor Forum"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523155"},{"key":"1","first-page":"260","article-title":"a 65nm single-chip application and dual-mode baseband processor with partial clock activation and ip-mmu","author":"naruse","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2005.1502638"}],"event":{"name":"2009 IEEE International Solid-State Circuits Conference (ISSCC 2009)","start":{"date-parts":[[2009,2,8]]},"location":"San Francisco, CA","end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977355.pdf?arnumber=4977355","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,2,4]],"date-time":"2020-02-04T15:10:01Z","timestamp":1580829001000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4977355\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977355","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}