{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,3]],"date-time":"2026-06-03T18:05:06Z","timestamp":1780509906362,"version":"3.54.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977396","type":"proceedings-article","created":{"date-parts":[[2009,6,3]],"date-time":"2009-06-03T13:51:36Z","timestamp":1244037096000},"page":"238-239,239a","source":"Crossref","is-referenced-by-count":29,"title":["A 1.8V 30nJ adaptive program-voltage (20V) generator for 3D-integrated NAND flash SSD"],"prefix":"10.1109","author":[{"given":"K.","family":"Ishida","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Yasufuku","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S.","family":"Miyamoto","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"H.","family":"Nakai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Takamiya","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"T.","family":"Sakurai","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"K.","family":"Takeuchi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585977"},{"key":"2","first-page":"430","article-title":"a 120mm2 16gb 4-mlc nand flash memory with 43nm cmos technology","author":"kanda","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","first-page":"144","article-title":"a 56nm cmos 99mm2 8gb multi-level nand flash memory with 10mb\/s program throughput","author":"takeuchi","year":"2006","journal-title":"ISSCC Dig Tech Papers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.585286"},{"key":"5","first-page":"128","article-title":"a 3.3 v 32 mb nand flash memory with incremental step pulse programming scheme","author":"suh","year":"1995","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493863"}],"event":{"name":"2009 IEEE International Solid-State Circuits Conference (ISSCC 2009)","location":"San Francisco, CA","start":{"date-parts":[[2009,2,8]]},"end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977396.pdf?arnumber=4977396","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:29:13Z","timestamp":1489753753000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4977396\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977396","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}