{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:26:13Z","timestamp":1725477973254},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977457","type":"proceedings-article","created":{"date-parts":[[2009,6,3]],"date-time":"2009-06-03T13:51:36Z","timestamp":1244037096000},"page":"360-361,361a","source":"Crossref","is-referenced-by-count":7,"title":["A single-40Gb\/s dual-20Gb\/s serializer IC with SFI-5.2 interface in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"K.","family":"Kanda","sequence":"first","affiliation":[]},{"given":"H.","family":"Tamura","sequence":"additional","affiliation":[]},{"given":"T.","family":"Yamamoto","sequence":"additional","affiliation":[]},{"given":"S.","family":"Matsubara","sequence":"additional","affiliation":[]},{"given":"M.","family":"Kibune","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Doi","sequence":"additional","affiliation":[]},{"given":"T.","family":"Shibasaki","sequence":"additional","affiliation":[]},{"given":"N.","family":"Tzartzanis","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kristensson","sequence":"additional","affiliation":[]},{"given":"S.","family":"Parikh","sequence":"additional","affiliation":[]},{"given":"S.","family":"Ide","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Tsunoda","sequence":"additional","affiliation":[]},{"given":"T.","family":"Yamabana","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sugawara","sequence":"additional","affiliation":[]},{"given":"N.","family":"Kuwata","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ikeuchi","sequence":"additional","affiliation":[]},{"given":"J.","family":"Ogawa","sequence":"additional","affiliation":[]},{"given":"B.","family":"Walker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","first-page":"196","article-title":"a 40-gb\/s transceiver in 0.13-m cmos technology","author":"kim","year":"2008","journal-title":"IEEE Symp VLSI Circuits"},{"key":"2","first-page":"150","article-title":"circuit techniques for a 40gb\/s transmitter in 0.13m cmos","author":"kim","year":"2005","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","article-title":"design optimization of 40 gb\/s rzdqpsk transceiver for high osnr and pmd tolerance under fast polarization changes","author":"hoshida","year":"2007","journal-title":"European Conference on Optical Communication"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373584"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332803"}],"event":{"name":"2009 IEEE International Solid-State Circuits Conference (ISSCC 2009)","start":{"date-parts":[[2009,2,8]]},"location":"San Francisco, CA","end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977457.pdf?arnumber=4977457","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T12:55:30Z","timestamp":1489755330000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4977457\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977457","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}