{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,30]],"date-time":"2026-04-30T16:26:03Z","timestamp":1777566363846,"version":"3.51.4"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977461","type":"proceedings-article","created":{"date-parts":[[2009,6,3]],"date-time":"2009-06-03T17:51:36Z","timestamp":1244051496000},"page":"368-369,369a","source":"Crossref","is-referenced-by-count":26,"title":["A 78mW 11.1Gb\/s 5-tap DFE receiver with digitally calibrated current-integrating summers in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"J.F.","family":"Bulzacchelli","sequence":"first","affiliation":[]},{"given":"T.O.","family":"Dickson","sequence":"additional","affiliation":[]},{"given":"Z.T.","family":"Deniz","sequence":"additional","affiliation":[]},{"given":"H.A.","family":"Ainspan","sequence":"additional","affiliation":[]},{"given":"B.D.","family":"Parker","sequence":"additional","affiliation":[]},{"given":"M.P.","family":"Beakes","sequence":"additional","affiliation":[]},{"given":"S.V.","family":"Rylov","sequence":"additional","affiliation":[]},{"given":"D.J.","family":"Friedman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373378"},{"key":"2","first-page":"244","article-title":"a 2gb\/s 2-tap dfe receiver for mult-drop single-ended signaling systems with reduced noise","author":"bae","year":"2004","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884342"},{"key":"6","article-title":"high-performance wireline equalization: issues, designs, and tradeoffs","author":"zerbe","year":"2008","journal-title":"ISSCC 2008 ATAC Design Forum F5 Future of High-Speed Transceivers"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2008.4585951"},{"key":"4","first-page":"112","article-title":"a 3.2gb\/s 8b single-ended integrating dfe rx for 2-drop dram interface with internal reference voltage and digital calibration","author":"chi","year":"2008","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2009 IEEE International Solid-State Circuits Conference (ISSCC 2009)","location":"San Francisco, CA","start":{"date-parts":[[2009,2,8]]},"end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977461.pdf?arnumber=4977461","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T17:52:44Z","timestamp":1489773164000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4977461\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977461","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}