{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T05:52:35Z","timestamp":1747806755062,"version":"3.30.2"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2009,2,1]],"date-time":"2009-02-01T00:00:00Z","timestamp":1233446400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2009,2,1]],"date-time":"2009-02-01T00:00:00Z","timestamp":1233446400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977507","type":"proceedings-article","created":{"date-parts":[[2009,6,3]],"date-time":"2009-06-03T17:51:36Z","timestamp":1244051496000},"page":"460-461,461a","source":"Crossref","is-referenced-by-count":5,"title":["A 2ns-read-latency 4Mb embedded floating-body memory macro in 45nm SOI technology"],"prefix":"10.1109","author":[{"given":"Anant","family":"Singh","sequence":"first","affiliation":[{"name":"Innovative Silicon, Lausanne, Switzerland"}]},{"given":"Michael","family":"Ciraula","sequence":"additional","affiliation":[{"name":"AMD, Fort Collins, CO, USA"}]},{"given":"Don","family":"Weiss","sequence":"additional","affiliation":[{"name":"AMD, Fort Collins, CO, USA"}]},{"given":"John","family":"Wuu","sequence":"additional","affiliation":[{"name":"AMD, Fort Collins, CO, USA"}]},{"given":"Philippe","family":"Bauser","sequence":"additional","affiliation":[{"name":"Innovative Silicon, Lausanne, Switzerland"}]},{"given":"Paul","family":"de Champs","sequence":"additional","affiliation":[{"name":"Innovative Silicon, Lausanne, Switzerland"}]},{"given":"Hamid","family":"Daghighian","sequence":"additional","affiliation":[{"name":"Innovative Silicon, Lausanne, Switzerland"}]},{"given":"David","family":"Fisch","sequence":"additional","affiliation":[{"name":"Innovative Silicon, Lausanne, Switzerland"}]},{"given":"Philippe","family":"Graber","sequence":"additional","affiliation":[{"name":"Innovative Silicon, Lausanne, Switzerland"}]},{"given":"Michel","family":"Bron","sequence":"additional","affiliation":[{"name":"Innovative Silicon, Lausanne, Switzerland"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419103"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.891677"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494067"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523215"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373506"}],"event":{"name":"2009 IEEE International Solid-State Circuits Conference - (ISSCC)","start":{"date-parts":[[2009,2,8]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977507.pdf?arnumber=4977507","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T19:27:11Z","timestamp":1734550031000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4977507\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977507","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}