{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T20:26:48Z","timestamp":1725481608969},"reference-count":0,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/isscc.2009.4977529","type":"proceedings-article","created":{"date-parts":[[2010,11,17]],"date-time":"2010-11-17T16:00:53Z","timestamp":1290009653000},"page":"504-504","source":"Crossref","is-referenced-by-count":0,"title":["F1: SSD memory subsystem innovation"],"prefix":"10.1109","author":[{"given":"Ken","family":"Takeuchi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","event":{"name":"2009 IEEE International Solid-State Circuits Conference (ISSCC 2009)","start":{"date-parts":[[2009,2,8]]},"location":"San Francisco, CA","end":{"date-parts":[[2009,2,12]]}},"container-title":["2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4926119\/4977283\/04977529.pdf?arnumber=4977529","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T14:37:14Z","timestamp":1489761434000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4977529\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":0,"URL":"https:\/\/doi.org\/10.1109\/isscc.2009.4977529","relation":{},"subject":[],"published":{"date-parts":[[2009,2]]}}}