{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:52:55Z","timestamp":1725706375085},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5433814","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T10:35:14Z","timestamp":1269426914000},"page":"342-343","source":"Crossref","is-referenced-by-count":12,"title":["A 45nm SOI embedded DRAM macro for POWER7TM 32MB on-chip L3 cache"],"prefix":"10.1109","author":[{"given":"John","family":"Barth","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Don","family":"Plass","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Erik","family":"Nelson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Charlie","family":"Hwang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gregory","family":"Fredeman","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Michael","family":"Sperling","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Abraham","family":"Mathews","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"William","family":"Reohr","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kavita","family":"Nair","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Nianzheng","family":"Cao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"One MB cache Subsystem Prototype","author":"klim","year":"2008","journal-title":"VLSI Circuits Symposium"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.492.0333"},{"key":"ref6","article-title":"A 500MHz Random Cycle 1.5ns, SOI Embedded DRAM Macro","author":"barth","year":"2007","journal-title":"ISSCC"},{"key":"ref5","article-title":"POWER7™","author":"starke","year":"2009","journal-title":"Hot Chips"},{"key":"ref7","article-title":"Scaling Deep Trench Based eDRAM on SOI to 32nm and Beyond","author":"wang","year":"2008","journal-title":"IEDM"},{"key":"ref2","article-title":"POWER6™","author":"friedrich","year":"2007","journal-title":"ISSCC"},{"key":"ref1","article-title":"A 5.6-ns Random Cycle 144-Mb DRAM with 1.4Gb\/s\/pin and DDR3-RAM Interface","author":"pilo","year":"2003","journal-title":"JSSC"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05433814.pdf?arnumber=5433814","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T15:15:29Z","timestamp":1489850129000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433814\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5433814","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}