{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T04:56:54Z","timestamp":1744433814092},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5433816","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T10:35:14Z","timestamp":1269426914000},"page":"346-347","source":"Crossref","is-referenced-by-count":27,"title":["A 32nm High-<inf>k<\/inf> metal gate SRAM with adaptive dynamic stability enhancement for low-voltage operation"],"prefix":"10.1109","author":[{"given":"Hyunwoo","family":"Nho","sequence":"first","affiliation":[]},{"given":"Pramod","family":"Kolar","sequence":"additional","affiliation":[]},{"given":"Fatih","family":"Hamzaoglu","sequence":"additional","affiliation":[]},{"given":"Yih","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Karl","sequence":"additional","affiliation":[]},{"given":"Yong-Gee","family":"Ng","sequence":"additional","affiliation":[]},{"given":"Uddalak","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Zhang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2008.4672107"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.907998"},{"key":"ref6","first-page":"458","article-title":"A Process-Variation-Tolerant Dual-Power-Supply SRAM with 0.179um2 Cell in 40nm CMOS Using Level-Programmable Wordline Driver","author":"hirabayashi","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.892153"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1494075"},{"key":"ref1","first-page":"456","article-title":"A 4.0 GHz 291 Mb Voltage-Scalable SRAM Design in a 32nm High-k + Metal-Gate CMOS Technology with Integrated Power Management","author":"wang","year":"2009","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05433816.pdf?arnumber=5433816","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T15:31:10Z","timestamp":1489851070000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433816\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5433816","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}