{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T16:12:58Z","timestamp":1769271178529,"version":"3.49.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5433821","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T14:35:14Z","timestamp":1269441314000},"page":"364-365","source":"Crossref","is-referenced-by-count":21,"title":["A 1.296-to-5.184Gb\/s Transceiver with 2.4mW\/(Gb\/s) Burst-mode CDR using Dual-Edge Injection-Locked Oscillator"],"prefix":"10.1109","author":[{"given":"K.","family":"Maruko","sequence":"first","affiliation":[]},{"given":"T.","family":"Sugioka","sequence":"additional","affiliation":[]},{"given":"H.","family":"Hayashi","sequence":"additional","affiliation":[]},{"family":"Zhiwei Zhou","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Tsukuda","sequence":"additional","affiliation":[]},{"given":"Y.","family":"Yagishita","sequence":"additional","affiliation":[]},{"given":"H.","family":"Konishi","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ogata","sequence":"additional","affiliation":[]},{"given":"H.","family":"Owa","sequence":"additional","affiliation":[]},{"given":"T.","family":"Niki","sequence":"additional","affiliation":[]},{"given":"K.","family":"Konda","sequence":"additional","affiliation":[]},{"given":"M.","family":"Sato","sequence":"additional","affiliation":[]},{"given":"H.","family":"Shiroshita","sequence":"additional","affiliation":[]},{"given":"T.","family":"Ogura","sequence":"additional","affiliation":[]},{"given":"T.","family":"Aoki","sequence":"additional","affiliation":[]},{"given":"H.","family":"Kihara","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tanaka","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"70","article-title":"A 10Gb\/s\/ch 50mW $120\\times 130\\mu {\\rm m}^{2}$ Clock and Data Recovery Circuit","author":"kaeriyama","year":"2003","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"224","article-title":"A 20\/10\/5\/2.5Gb\/s Power-scaling Burst-Mode CDR Circuit Using GVCO\/Div2\/DFF Tri-mode Celis","author":"liang","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"46","article-title":"A 20Gb\/s Burst-Mode CDR Circuit Using Injection-Locking Technique","author":"lee","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831608"},{"key":"ref2","first-page":"440","article-title":"A 14mW 6.25Gb\/s Transceiver in 90nm CMOS for Serial Chip-to-Chip Communications","author":"palmer","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.825259"}],"event":{"name":"2010 IEEE International Solid-State Circuits Conference (ISSCC)","location":"San Francisco, CA","start":{"date-parts":[[2010,2,7]]},"end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05433821.pdf?arnumber=5433821","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:35:19Z","timestamp":1489865719000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433821\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5433821","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}