{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:19:45Z","timestamp":1725783585963},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5433839","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T14:35:14Z","timestamp":1269441314000},"page":"478-479","source":"Crossref","is-referenced-by-count":40,"title":["A 1.4psrms-period-jitter TDC-less fractional-N digital PLL with digitally controlled ring oscillator in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Werner","family":"Grollitsch","sequence":"first","affiliation":[]},{"given":"Roberto","family":"Nonis","sequence":"additional","affiliation":[]},{"given":"Nicola","family":"Da Dalt","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.857417"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977324"},{"key":"ref6","article-title":"A Low-Noise, Wide-BW 3.6GHz Digital ?? Fractional-N Frequency Synthesizer with a Noise- Shaping Time-to-Digital Converter and Quantization Noise Cancellation","author":"hsu","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","article-title":"A 3GHz Fractional-N All-Digital PLL with Precise Time-to-Digital Converter Calibration and Mismatch Correction","author":"weltin-wu","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","article-title":"A Modular All-Digital PLL architecture Enabling Both 1-to-2GHz and 24-to-32GHz Operation in 65nm CMOS","author":"rylyakov","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373349"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.847325"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05433839.pdf?arnumber=5433839","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T04:59:39Z","timestamp":1489899579000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433839\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5433839","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}