{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:45:48Z","timestamp":1759146348657},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5433849","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T10:35:14Z","timestamp":1269426914000},"page":"344-345","source":"Crossref","is-referenced-by-count":5,"title":["A 32kB 2R\/1W L1 data cache in 45nm SOI technology for the POWER7TM processor"],"prefix":"10.1109","author":[{"given":"Juergen","family":"Pille","sequence":"first","affiliation":[]},{"given":"Dieter","family":"Wendel","sequence":"additional","affiliation":[]},{"given":"Otto","family":"Wagner","sequence":"additional","affiliation":[]},{"given":"Rolf","family":"Sautter","sequence":"additional","affiliation":[]},{"given":"Wolfgang","family":"Penth","sequence":"additional","affiliation":[]},{"given":"Thomas","family":"Froehnel","sequence":"additional","affiliation":[]},{"given":"Stefan","family":"Buettner","sequence":"additional","affiliation":[]},{"given":"Otto","family":"Torreiter","sequence":"additional","affiliation":[]},{"given":"Martin","family":"Eckert","sequence":"additional","affiliation":[]},{"given":"Jose","family":"Paredes","sequence":"additional","affiliation":[]},{"given":"David","family":"Hrusecky","sequence":"additional","affiliation":[]},{"given":"David","family":"Ray","sequence":"additional","affiliation":[]},{"given":"Miles","family":"Canada","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Implementation of the CELL Broadband Engine™ in a 65nm SOI Technology Featuring Dual-Supply SRAM Arrays Supporting 6GHz at 1.3V","author":"pille","year":"2007","journal-title":"ISSCC"},{"key":"ref3","article-title":"A 5.6GHz 64kB Dual-Read Data Cache for the POWER6 Processor","author":"davis","year":"2006","journal-title":"ISSCC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2000.852898"},{"key":"ref2","article-title":"The Implementation of POWER7™, an 8-Core, 4 Threads per Core, High End Server Processor in 45nm SOI Technology","author":"wendel","year":"2010","journal-title":"ISSCC"},{"key":"ref1","article-title":"POWER7™: IBM's Next Generation POWER Microprocessor","author":"kalla","year":"2009","journal-title":"Hot Chips"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05433849.pdf?arnumber=5433849","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T15:07:46Z","timestamp":1489849666000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433849\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5433849","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}