{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T09:44:38Z","timestamp":1725788678487},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5433906","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T10:35:14Z","timestamp":1269426914000},"page":"326-327","source":"Crossref","is-referenced-by-count":12,"title":["A 222mW H.264 Full-HD decoding application processor with x512b stacked DRAM in 40nm"],"prefix":"10.1109","author":[{"given":"Yu","family":"Kikuchi","sequence":"first","affiliation":[]},{"given":"Makoto","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"Tomohisa","family":"Maeda","sequence":"additional","affiliation":[]},{"given":"Hiroyuki","family":"Hara","sequence":"additional","affiliation":[]},{"given":"Hideho","family":"Arakida","sequence":"additional","affiliation":[]},{"given":"Hideaki","family":"Yamamoto","sequence":"additional","affiliation":[]},{"given":"Yousuke","family":"Hagiwara","sequence":"additional","affiliation":[]},{"given":"Tetsuya","family":"Fujita","sequence":"additional","affiliation":[]},{"given":"Manabu","family":"Watanabe","sequence":"additional","affiliation":[]},{"given":"Takayoshi","family":"Shimazawa","sequence":"additional","affiliation":[]},{"given":"Yasuo","family":"Ohara","sequence":"additional","affiliation":[]},{"given":"Takashi","family":"Miyamori","sequence":"additional","affiliation":[]},{"given":"Mototsugu","family":"Hamada","sequence":"additional","affiliation":[]},{"given":"Masafumi","family":"Takahashi","sequence":"additional","affiliation":[]},{"given":"Yukihito","family":"Oowaki","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"262","article-title":"A 9.7mW AAC-Decoding, 620mW H.264 720p 60fps Decoding, 8-Core Media Processor with Embedded Forward-Body-Biasing and Power-Gating Circuit in 65nm CMOS Technology","author":"nomura","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977355"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696281"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332633"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523155"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977356"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05433906.pdf?arnumber=5433906","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T15:19:20Z","timestamp":1489850360000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433906\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5433906","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}