{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T16:17:12Z","timestamp":1769271432005,"version":"3.49.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5433914","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T14:35:14Z","timestamp":1269441314000},"page":"266-267","source":"Crossref","is-referenced-by-count":10,"title":["A 0.29V embedded NAND-ROM in 90nm CMOS for ultra-low-voltage applications"],"prefix":"10.1109","author":[{"given":"Meng-Fan","family":"Chang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shu-Meng","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Wei","family":"Liang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chih-Chyuang","family":"Chiang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pi-Feng","family":"Chiu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ku-Feng","family":"Lin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan-Hua","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Chin","family":"Wu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroyuki","family":"Yamauchi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"328","article-title":"A 65nm 8T sub-Vt SRAM employing sense-amplifier redundancy","author":"verma","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696083"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.760379"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.862343"},{"key":"ref8","first-page":"388","article-title":"A 32kb 1 OT subthreshold SRAM array with bit-interleaving and differential read scheme in 90nm CMOS","author":"chang","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"995","article-title":"$0.13\\ \\mu{\\rm m}$ MONOS single transistor memory cell with separated source lines","author":"fujiwara","year":"1998","journal-title":"IEDM"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"ref1","first-page":"423","article-title":"Robust ultralow voltage ROM design","author":"seok","year":"2008","journal-title":"CICC Dig Tech Papers"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2010,2,7]]},"end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05433914.pdf?arnumber=5433914","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:27:32Z","timestamp":1489865252000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433914\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5433914","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}