{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,3]],"date-time":"2025-07-03T14:32:53Z","timestamp":1751553173118},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5433942","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T10:35:14Z","timestamp":1269426914000},"page":"246-247","source":"Crossref","is-referenced-by-count":12,"title":["A 45nm SOI-CMOS dual-PLL processor clock system for multi-protocol I\/O"],"prefix":"10.1109","author":[{"given":"Dennis Michael","family":"Fischette","sequence":"first","affiliation":[]},{"given":"Alvin Leng Sun","family":"Loke","sequence":"additional","affiliation":[]},{"given":"Michael Masanori","family":"Oshima","sequence":"additional","affiliation":[]},{"given":"Bruce Andrew","family":"Doyle","sequence":"additional","affiliation":[]},{"given":"Roland","family":"Bakalski","sequence":"additional","affiliation":[]},{"given":"Richard Joseph","family":"DeSantis","sequence":"additional","affiliation":[]},{"given":"Anand","family":"Thiruvengadam","sequence":"additional","affiliation":[]},{"given":"Charles Lin","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Gerry Robert","family":"Talbot","sequence":"additional","affiliation":[]},{"given":"Emerson S","family":"Fang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848037"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1994.383301"},{"key":"ref6","first-page":"149","article-title":"Advanced SOI CMOS transistor technologies for highperformance microprocessor applications","author":"horstmann","year":"2009","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref5","first-page":"609","article-title":"An on-chip all-digital measurement circuit to characterize phase-locked loop response in 45nm SOI","author":"fischette","year":"2009","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1049\/el:20052306"},{"key":"ref1","first-page":"112","article-title":"Comprehensive study on AC characteristics in SOI MOSFETs for analog applications","author":"tseng","year":"2009","journal-title":"IEEE Symp VLSI Technology Tech Dig"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05433942.pdf?arnumber=5433942","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T00:23:56Z","timestamp":1489883036000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433942\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5433942","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}