{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T13:50:25Z","timestamp":1725630625242},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5433997","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T10:35:14Z","timestamp":1269426914000},"page":"174-175","source":"Crossref","is-referenced-by-count":38,"title":["Within-die variation-aware dynamic-voltage-frequency scaling core mapping and thread hopping for an 80-core processor"],"prefix":"10.1109","author":[{"given":"S.","family":"Dighe","sequence":"first","affiliation":[]},{"given":"S.","family":"Vangal","sequence":"additional","affiliation":[]},{"given":"P.","family":"Aseron","sequence":"additional","affiliation":[]},{"given":"S.","family":"Kumar","sequence":"additional","affiliation":[]},{"given":"T.","family":"Jacob","sequence":"additional","affiliation":[]},{"given":"K.","family":"Bowman","sequence":"additional","affiliation":[]},{"given":"J.","family":"Howard","sequence":"additional","affiliation":[]},{"given":"J.","family":"Tschanz","sequence":"additional","affiliation":[]},{"given":"V.","family":"Erraguntla","sequence":"additional","affiliation":[]},{"given":"N.","family":"Borkar","sequence":"additional","affiliation":[]},{"given":"V.","family":"De","sequence":"additional","affiliation":[]},{"given":"S.","family":"Borkar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.40"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2006.1598114"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"304","DOI":"10.1145\/1165573.1165645","article-title":"Power Efficiency for Variation-Tolerant Multicore Processors","author":"donald","year":"2006","journal-title":"Low Power Electronics and Design 2006 ISLPED'06 Proceedings of the 2006 International Symposium on"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2013772"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"}],"event":{"name":"2010 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05433997.pdf?arnumber=5433997","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,27]],"date-time":"2019-05-27T11:04:52Z","timestamp":1558955092000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5433997\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5433997","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}