{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T15:45:53Z","timestamp":1725723953025},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5434001","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T10:35:14Z","timestamp":1269426914000},"page":"168-169","source":"Crossref","is-referenced-by-count":14,"title":["A 5Gb\/s transceiver with an ADC-based feedforward CDR and CMA adaptive equalizer in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Hisakatsu","family":"Yamaguchi","sequence":"first","affiliation":[]},{"given":"Hirotaka","family":"Tamura","sequence":"additional","affiliation":[]},{"given":"Yoshiyasu","family":"Doi","sequence":"additional","affiliation":[]},{"given":"Yasumoto","family":"Tomita","sequence":"additional","affiliation":[]},{"given":"Takayuki","family":"Hamada","sequence":"additional","affiliation":[]},{"given":"Masaya","family":"Kibune","sequence":"additional","affiliation":[]},{"given":"Shuhei","family":"Ohmoto","sequence":"additional","affiliation":[]},{"given":"Keita","family":"Tateishi","sequence":"additional","affiliation":[]},{"given":"Oleksiy","family":"Tyshchenko","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Sheikholeslami","sequence":"additional","affiliation":[]},{"given":"Tomokazu","family":"Higuchi","sequence":"additional","affiliation":[]},{"given":"Junji","family":"Ogawa","sequence":"additional","affiliation":[]},{"given":"Tamio","family":"Saito","sequence":"additional","affiliation":[]},{"given":"Hideki","family":"Ishida","sequence":"additional","affiliation":[]},{"given":"Kohtaroh","family":"Gotoh","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/78.492535"},{"key":"ref3","first-page":"107","article-title":"High-speed A\/D converters","author":"van de plassche","year":"0","journal-title":"CMOS Integrated Analog-to-Digital and Digital-to-Analog Converters"},{"key":"ref2","first-page":"436","article-title":"A 12.5Gb\/s SerDes in 65nm CMOS Using a Baud-Rate ADC with Digital Receiver Equalization and Clock Recovery","author":"harwood","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"370","article-title":"A 500mW Digitally Calibrated AFE in 65nm CMOS for 10Gb\/s Serial Links over Backplane and Multimode Fiber","author":"cao","year":"2009","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05434001.pdf?arnumber=5434001","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T15:38:46Z","timestamp":1489851526000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5434001\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5434001","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}