{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,16]],"date-time":"2026-03-16T16:21:33Z","timestamp":1773678093403,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5434014","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T14:35:14Z","timestamp":1269441314000},"page":"152-153","source":"Crossref","is-referenced-by-count":23,"title":["Fully depleted extremely thin SOI for mainstream 20nm low-power technology and beyond"],"prefix":"10.1109","author":[{"given":"Ali","family":"Khakifirooz","sequence":"first","affiliation":[]},{"given":"Kangguo","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Basanth","family":"Jagannathan","sequence":"additional","affiliation":[]},{"given":"Pranita","family":"Kulkarni","sequence":"additional","affiliation":[]},{"given":"Jeffrey W.","family":"Sleight","sequence":"additional","affiliation":[]},{"given":"Davood","family":"Shahrjerdi","sequence":"additional","affiliation":[]},{"given":"Josephine B.","family":"Chang","sequence":"additional","affiliation":[]},{"given":"Sungjae","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Junjun","family":"Li","sequence":"additional","affiliation":[]},{"given":"Huiming","family":"Bu","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Gauthier","sequence":"additional","affiliation":[]},{"given":"Bruce","family":"Doris","sequence":"additional","affiliation":[]},{"given":"Ghavam","family":"Shahidi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"212","article-title":"Extremely thir fully depleted SOI technology formed by a novel integration scheme featuring implant-free, zero-silicon-loss, and faceted raised source\/drain","author":"cheng","year":"2009","journal-title":"Symp VLSI Tech"},{"key":"ref3","first-page":"249","article-title":"Comprehensive study on Vth variability in silicon on thin BOX (SOTB) CMOS with small random-dopant fluctuation: finding a way to further reduce variation","author":"sugii","year":"0","journal-title":"IEDM Tech Dig"},{"key":"ref6","first-page":"627","article-title":"A 65nm node strained SOI technology with slim spacer","author":"yang","year":"0","journal-title":"IEDM Tech Dig"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2009.5424422"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1063\/1.1647697"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2008.4796663"},{"key":"ref1","first-page":"267","article-title":"Fully-depleted SOI technology using high-k and single-metal gate for 32nm node LSTP applications featuring 0.179?m2 6T-SRAM bitcell","author":"fenouillet-beranger","year":"0","journal-title":"IEDM Tech Dig"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2010,2,7]]},"end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05434014.pdf?arnumber=5434014","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T04:23:59Z","timestamp":1489897439000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5434014\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5434014","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}