{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T20:12:48Z","timestamp":1725739968072},"reference-count":2,"publisher":"IEEE","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5434030","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T10:35:14Z","timestamp":1269426914000},"page":"98-99","source":"Crossref","is-referenced-by-count":45,"title":["A 40nm 16-core 128-thread CMT SPARC SoC processor"],"prefix":"10.1109","author":[{"given":"Jinuk Luke","family":"Shin","sequence":"first","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Kenway","family":"Tam","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Dawei","family":"Huang","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Bruce","family":"Petrick","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Ha","family":"Pham","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Changku","family":"Hwang","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Hongping","family":"Li","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Alan","family":"Smith","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Timothy","family":"Johnson","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Francis","family":"Schumacher","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"David","family":"Greenhill","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Ana Sonia","family":"Leon","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]},{"given":"Allan","family":"Strong","sequence":"additional","affiliation":[{"name":"Sun Microsystems, Santa Clara, CA, USA"}]}],"member":"263","reference":[{"key":"ref2","first-page":"68","article-title":"A 12.5Gb\/s SerDes in 65nm CMOS Using a Baud Rate ADC with Digital Receiver Equalization and Clock Recovery","author":"harwood","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","article-title":"Sun's Next-Generation Multi-threaded Processor - Rainbow Fails","author":"patel","year":"2009","journal-title":"Hot Chips Symposium"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05434030.pdf?arnumber=5434030","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,25]],"date-time":"2024-03-25T15:08:05Z","timestamp":1711379285000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5434030\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":2,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5434030","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}