{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:12:54Z","timestamp":1763467974414},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5434074","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T14:35:14Z","timestamp":1269441314000},"page":"102-103","source":"Crossref","is-referenced-by-count":48,"title":["The implementation of POWER7<sup>TM<\/sup>: A highly parallel and scalable multi-core high-end server processor"],"prefix":"10.1109","author":[{"given":"D.","family":"Wendel","sequence":"first","affiliation":[]},{"given":"R.","family":"Kalla","sequence":"additional","affiliation":[]},{"given":"R.","family":"Cargoni","sequence":"additional","affiliation":[]},{"given":"J.","family":"Clables","sequence":"additional","affiliation":[]},{"given":"J.","family":"Friedrich","sequence":"additional","affiliation":[]},{"given":"R.","family":"Frech","sequence":"additional","affiliation":[]},{"given":"J.","family":"Kahle","sequence":"additional","affiliation":[]},{"given":"B.","family":"Sinharoy","sequence":"additional","affiliation":[]},{"given":"W.","family":"Starke","sequence":"additional","affiliation":[]},{"given":"S.","family":"Taylor","sequence":"additional","affiliation":[]},{"given":"S.","family":"Weitzel","sequence":"additional","affiliation":[]},{"given":"S.G.","family":"Chu","sequence":"additional","affiliation":[]},{"given":"S.","family":"Islam","sequence":"additional","affiliation":[]},{"given":"V.","family":"Zyuban","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2006.346879"},{"key":"ref3","article-title":"POWER6™","author":"friedrich","year":"2007","journal-title":"ISSCC"},{"key":"ref6","article-title":"Scaling Deep Trench Based eDRAM on SOI to 32nm and Beyond","author":"wang","year":"2008","journal-title":"IEDM"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373424"},{"key":"ref8","article-title":"A 32kB 2R\/1W L1 Data Cache in 45nm SOI Technology for the POWER7™ Processor","author":"pille","year":"2010","journal-title":"ISSCC"},{"key":"ref7","article-title":"A wide range (1GHGz-to-15GHz) fractional-N all-digital PLL in 45nm SOI","author":"rylyakov","year":"2008","journal-title":"CICC"},{"key":"ref2","article-title":"POWER7™ Design","author":"starke","year":"2009","journal-title":"Hot Chips"},{"key":"ref9","first-page":"19.1","article-title":"A 45nm SOI Embedded DRAM macro for the POWER7™ Processor 32MByte On-Chip L3 Cache","author":"barth","year":"2010","journal-title":"ISSCC"},{"key":"ref1","article-title":"POWER7™","author":"kalla","year":"2009","journal-title":"Hot Chips"}],"event":{"name":"2010 IEEE International Solid-State Circuits Conference (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05434074.pdf?arnumber=5434074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:43:25Z","timestamp":1489866205000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5434074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5434074","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}