{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T08:40:41Z","timestamp":1725784841307},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/isscc.2010.5434078","type":"proceedings-article","created":{"date-parts":[[2010,3,24]],"date-time":"2010-03-24T14:35:14Z","timestamp":1269441314000},"page":"110-111","source":"Crossref","is-referenced-by-count":5,"title":["A 4.1Tb\/s bisection-bandwidth 560Gb\/s\/W streaming circuit-switched 8×8 mesh network-on-chip in 45nm CMOS"],"prefix":"10.1109","author":[{"given":"Mark A","family":"Anders","sequence":"first","affiliation":[]},{"given":"Himanshu","family":"Kaul","sequence":"additional","affiliation":[]},{"given":"Steven K","family":"Hsu","sequence":"additional","affiliation":[]},{"given":"Amit","family":"Agarwal","sequence":"additional","affiliation":[]},{"given":"Sanu K","family":"Mathew","sequence":"additional","affiliation":[]},{"given":"Farhana","family":"Sheikh","sequence":"additional","affiliation":[]},{"given":"Ram K","family":"Krishnamurthy","sequence":"additional","affiliation":[]},{"given":"Shekhar","family":"Borkar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"247","article-title":"A 45nm Logic Technology with Hiqh-k-Metal Gate Transistors, Strained Silicon, 9 Cu Interconnect Layers, 193nm Dry Patterning, and 100% Ph-free Packaging","author":"mistry","year":"2007","journal-title":"IEDM"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2008.4681822"},{"key":"ref2","first-page":"170","author":"taylor","year":"2003","journal-title":"ISSCC"},{"key":"ref1","first-page":"88","article-title":"TILE64-Processor: A 64-Core SoC with Mesh Interconnect","author":"bell","year":"2008","journal-title":"ISSCC"}],"event":{"name":"2010 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2010,2,7]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2010,2,11]]}},"container-title":["2010 IEEE International Solid-State Circuits Conference - (ISSCC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5428240\/5433812\/05434078.pdf?arnumber=5434078","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,18]],"date-time":"2017-03-18T19:43:44Z","timestamp":1489866224000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5434078\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2010.5434078","relation":{},"subject":[],"published":{"date-parts":[[2010,2]]}}}