{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:05:47Z","timestamp":1759147547058},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746215","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"52-54","source":"Crossref","is-referenced-by-count":16,"title":["Spur-free all-digital PLL in 65nm for mobile phones"],"prefix":"10.1109","author":[{"given":"Robert Bogdan","family":"Staszewski","sequence":"first","affiliation":[]},{"given":"Khurram","family":"Waheed","sequence":"additional","affiliation":[]},{"given":"Sudheer","family":"Vemulapalli","sequence":"additional","affiliation":[]},{"given":"Fikret","family":"Dulger","sequence":"additional","affiliation":[]},{"given":"John","family":"Wallberg","sequence":"additional","affiliation":[]},{"given":"Chih-Ming","family":"Hung","sequence":"additional","affiliation":[]},{"given":"Oren","family":"Eliezer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"200","article-title":"A fractional spur-free ADPLL with loop-gain calibration and phase-noise cancellation for GSM\/GPRS\/EDGE","author":"chang","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"340","article-title":"A low-noise, wide-BW 3.6GHz digital ?? fract.-N frequency synthesizer with a noise-shaping TDC and quantization noise cancellation","author":"hsu","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433846"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523198"},{"key":"ref8","first-page":"87","article-title":"Noise analysis of time-to-digital converter in all-digital PLLs","author":"vamvakos","year":"2009","journal-title":"IEEE Dallas Circ and Sys Workshop"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DCAS.2009.5505727"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493996"},{"key":"ref1","first-page":"272","article-title":"All-digital phase-domain TX frequency synthesizer for Bluetooth radios in 0.13?m CMOS","author":"staszewski","year":"0","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2011,2,20]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746215.pdf?arnumber=5746215","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:47:27Z","timestamp":1490064447000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746215\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746215","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}