{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:49:16Z","timestamp":1761662956909,"version":"3.44.0"},"reference-count":7,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746220","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"62-64","source":"Crossref","is-referenced-by-count":22,"title":["A 40nm CMOS highly linear 0.4-to-6GHz receiver resilient to 0dBm out-of-band blockers"],"prefix":"10.1109","author":[{"given":"Jonathan","family":"Borremans","sequence":"first","affiliation":[{"name":"Imec, Leuven, Belgium"}]},{"given":"Gunjan","family":"Mandal","sequence":"additional","affiliation":[{"name":"Imec, Leuven, Belgium"}]},{"given":"Vito","family":"Giannini","sequence":"additional","affiliation":[{"name":"Imec, Leuven, Belgium"}]},{"given":"Tomohiro","family":"Sano","sequence":"additional","affiliation":[{"name":"Renesas Electronics, Itami, Japan"}]},{"given":"Mark","family":"Ingels","sequence":"additional","affiliation":[{"name":"Imec, Leuven, Belgium"}]},{"given":"Bob","family":"Verbruggen","sequence":"additional","affiliation":[{"name":"Imec, Leuven, Belgium"}]},{"given":"Jan","family":"Craninckx","sequence":"additional","affiliation":[{"name":"Imec, Leuven, Belgium"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560306"},{"key":"ref3","first-page":"222","article-title":"A 0.2-to-2.0GHz 65nm CMOS receiver without LNA achieving >11dBm IIP3 and <6.5 dB NF","author":"soer","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"crossref","DOI":"10.1109\/ESSCIRC.2010.5619728","article-title":"A sub-3dB NF Voltage-Sampling Front-End with +18dBm IIP3 and +2dBm Blocker Compression Point","author":"borremans","year":"2010","journal-title":"Proc of ESSCIRC"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.884801"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.908745"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2032272"},{"key":"ref1","first-page":"458","article-title":"A 5mm2 40nm LP CMOS 0.1-to-3GHz multistandard transceiver","author":"ingels","year":"2010","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2011,2,20]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746220.pdf?arnumber=5746220","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T18:08:19Z","timestamp":1755626899000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5746220\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746220","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}