{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T06:56:06Z","timestamp":1747810566327},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746225","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"74-75","source":"Crossref","is-referenced-by-count":6,"title":["A 32nm Westmere-EX Xeon<sup>®<\/sup> enterprise processor"],"prefix":"10.1109","author":[{"given":"Shankar","family":"Sawant","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Utpal","family":"Desai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gururaj","family":"Shamanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lokesh","family":"Sharma","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mandar","family":"Ranade","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Anil","family":"Agarwal","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sampath","family":"Dakshinamurthy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajagopal","family":"Narayanan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"A 32nm Logic Technology Featuring 2nd-Generation High-k + Metal-Gate Transistors, Enhanced Channel Strain and $0.171{\\rm um}^{2}$ SRAM Cell Size in a 291Mb Array","author":"natarajan","year":"2008","journal-title":"IEDM Tech Digest"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977305"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034082"},{"key":"ref5","article-title":"A 1.2TB\/s On-Chip Ring Interconnect for 45nm 8-Core Processor","author":"park","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434033"},{"key":"ref1","article-title":"Westmere-Ex: A 20 thread server CPU","author":"naqaraj","year":"2010","journal-title":"Hot Chips"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2011,2,20]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746225.pdf?arnumber=5746225","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T02:56:56Z","timestamp":1490065016000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746225\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746225","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}