{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:15Z","timestamp":1759147215610,"version":"3.28.0"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746227","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"78-80","source":"Crossref","is-referenced-by-count":26,"title":["Design solutions for the Bulldozer 32nm SOI 2-core processor module in an 8-core CPU"],"prefix":"10.1109","author":[{"given":"T","family":"Fischer","sequence":"first","affiliation":[]},{"given":"S","family":"Arekapudi","sequence":"additional","affiliation":[]},{"given":"E","family":"Busta","sequence":"additional","affiliation":[]},{"given":"C","family":"Dietz","sequence":"additional","affiliation":[]},{"given":"M","family":"Golden","sequence":"additional","affiliation":[]},{"given":"S","family":"Hilker","sequence":"additional","affiliation":[]},{"given":"A","family":"Horiuchi","sequence":"additional","affiliation":[]},{"given":"K A","family":"Hurd","sequence":"additional","affiliation":[]},{"given":"D","family":"Johnson","sequence":"additional","affiliation":[]},{"given":"H","family":"McIntyre","sequence":"additional","affiliation":[]},{"given":"S","family":"Naffziger","sequence":"additional","affiliation":[]},{"given":"J","family":"Vinh","sequence":"additional","affiliation":[]},{"given":"J","family":"White","sequence":"additional","affiliation":[]},{"given":"K","family":"Wilcox","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696063"},{"key":"ref3","article-title":"40-entry unified, out-of-order scheduler and integer execution unit for the AMD Bulldozer x86–64 two-core CPU module","author":"golden","year":"0","journal-title":"ISSCC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434076"},{"key":"ref1","article-title":"Bulldozer: A new approach to multithreaded compute performance","volume":"22","author":"butler","year":"2010","journal-title":"Hot Chips"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference (ISSCC 2011)","start":{"date-parts":[[2011,2,20]]},"location":"San Francisco, CA","end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746227.pdf?arnumber=5746227","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:00:07Z","timestamp":1490065207000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746227\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746227","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}