{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T07:53:26Z","timestamp":1791186806397,"version":"4.1.0"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746228","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"80-82","source":"Crossref","is-referenced-by-count":18,"title":["40-Entry unified out-of-order scheduler and integer execution unit for the AMD Bulldozer x86–64 core"],"prefix":"10.1109","author":[{"given":"M","family":"Golden","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"S","family":"Arekapudi","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"J","family":"Vinh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"102","article-title":"An Integrated Quad-Core Opteron Processor","author":"dorsey","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434076"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196116"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696063"},{"key":"ref2","article-title":"AMD ‘Bulldozer’ Core - a new approach to multithreaded compute performance for maximum efficiency and throughput","volume":"22","author":"butler","year":"2010","journal-title":"Hot Chips"},{"key":"ref1","article-title":"Design Solutions for the Bulldozer 32nm SOI 2-core processor module in an 8-core Orochi CPU","author":"fischer","year":"2011","journal-title":"ISSCC"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference (ISSCC 2011)","location":"San Francisco, CA","start":{"date-parts":[[2011,2,20]]},"end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746228.pdf?arnumber=5746228","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:00:08Z","timestamp":1490065208000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746228\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746228","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}