{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,14]],"date-time":"2026-01-14T04:17:18Z","timestamp":1768364238099,"version":"3.49.0"},"reference-count":4,"publisher":"IEEE","license":[{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2011,2,1]],"date-time":"2011-02-01T00:00:00Z","timestamp":1296518400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746229","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"82-83","source":"Crossref","is-referenced-by-count":3,"title":["Clock generation for a 32nm server processor with scalable cores"],"prefix":"10.1109","author":[{"given":"Shenggao","family":"Li","sequence":"first","affiliation":[{"name":"Intel, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashwin","family":"Krishnakumar","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Edward","family":"Helder","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Roan","family":"Nicholson","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vivian","family":"Jia","sequence":"additional","affiliation":[{"name":"Intel, Santa Clara, CA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917522"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746311"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434033"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977305"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2011,2,20]]},"end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746229.pdf?arnumber=5746229","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,13]],"date-time":"2026-01-13T20:57:07Z","timestamp":1768337827000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5746229\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746229","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}