{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:13Z","timestamp":1759146733841},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746230","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"84-86","source":"Crossref","is-referenced-by-count":28,"title":["A 32nm 3.1 billion transistor 12-wide-issue Itanium<sup>\u00ae<\/sup> processor for mission-critical servers"],"prefix":"10.1109","author":[{"given":"Reid J.","family":"Riedlinger","sequence":"first","affiliation":[]},{"given":"Rohit","family":"Bhatia","sequence":"additional","affiliation":[]},{"given":"Larry","family":"Biro","sequence":"additional","affiliation":[]},{"given":"Bill","family":"Bowhill","sequence":"additional","affiliation":[]},{"given":"Eric","family":"Fetzer","sequence":"additional","affiliation":[]},{"given":"Paul","family":"Gronowski","sequence":"additional","affiliation":[]},{"given":"Tom","family":"Grutkowski","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2009.5355542"},{"key":"ref3","article-title":"Clock distribution on a dual-core, multithreaded ltaniums&#x00AE; -farnily processor","author":"mahoney","year":"2005","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","article-title":"High Performance 32nm Logic Technology Featuring 2nd Generation Hiqh-k + Metal Gate Transistors","author":"packan","year":"2009","journal-title":"IEDM"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.2007150"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference (ISSCC 2011)","start":{"date-parts":[[2011,2,20]]},"location":"San Francisco, CA","end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746230.pdf?arnumber=5746230","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,9]],"date-time":"2018-04-09T17:11:19Z","timestamp":1523293879000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746230\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746230","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}