{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,5]],"date-time":"2026-10-05T05:43:42Z","timestamp":1791179022121,"version":"4.1.0"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746232","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"90-92","source":"Crossref","is-referenced-by-count":65,"title":["An injection-locked ring PLL with self-aligned injection window"],"prefix":"10.1109","author":[{"given":"Che-Fu","family":"Liang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keng-Jan","family":"Hsiao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/RFIC.2008.4561468"},{"key":"ref3","first-page":"392","article-title":"A 2.2GHz 7.6mW Sub Sampling PLL with-126dBc\/Hz In-Band Phase Noise and 0.15psrms Jitter in 0.18&#x00B5;m CMOS","author":"gao","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"2490","DOI":"10.1109\/26.297861","article-title":"Analysis of a Charge-Pump PLL: A New Model","volume":"42","author":"van","year":"1994","journal-title":"IEEE Trans Communications"},{"key":"ref2","first-page":"92","article-title":"Subharmonically Injection-Locked PLLs for Ultra-Low-Noise Clock Generation","author":"lee","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.804339"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2011,2,20]]},"end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746232.pdf?arnumber=5746232","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T18:18:41Z","timestamp":1497896321000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746232\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746232","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}