{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,7]],"date-time":"2026-03-07T20:05:19Z","timestamp":1772913919929,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746233","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T23:44:40Z","timestamp":1302306280000},"page":"92-94","source":"Crossref","is-referenced-by-count":17,"title":["A 0.4-to-3GHz digital PLL with supply-noise cancellation using deterministic background calibration"],"prefix":"10.1109","author":[{"given":"Amr","family":"Elshazly","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rajesh","family":"Inti","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenjing","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brian","family":"Young","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pavan Kumar","family":"Hanumolu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433844"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433839"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2006.1705330"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234370"},{"key":"ref2","first-page":"340","article-title":"A Low-Noise, Wide-BW 3.6GHz Digital ?? Fractional-N Frequency Synthesizer with a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation","author":"hsu","year":"2008","journal-title":"ISSCC"},{"key":"ref1","first-page":"90","article-title":"A 7.1 mW 10GHz All-Digital Frequency Synthesizer with Dynamically Reconfigurable Digital Loop Filter in 90nm CMOS","author":"yang","year":"2009","journal-title":"ISSCC"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2011,2,20]]},"end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746233.pdf?arnumber=5746233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:46:50Z","timestamp":1490078810000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746233","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}