{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,25]],"date-time":"2026-10-25T18:30:30Z","timestamp":1792953030029,"version":"4.5.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746261","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T23:44:40Z","timestamp":1302306280000},"page":"154-156","source":"Crossref","is-referenced-by-count":27,"title":["A 1-to-6Gb\/s phase-interpolator-based burst-mode CDR in 65nm CMOS"],"prefix":"10.1109","author":[{"given":"Behrooz","family":"Abiri","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ravi","family":"Shivnaraine","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ali","family":"Sheikholeslami","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hirotaka","family":"Tamura","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Masaya","family":"Kibune","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"364","article-title":"Burst-Mode CDR Using Dual-Edge Injection-Locked Oscillator","author":"maruko","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"46","article-title":"A 20Gb\/s Burst-Mode CDR Circuit Using Injection-Locking Technique","author":"lee","year":"2007","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373581"},{"key":"ref5","first-page":"228","article-title":"A 10 Gb\/s Burst-Mode CDR IC in 0.13?m CMOS","author":"nogawa","year":"2005","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref7","first-page":"226","article-title":"A 10.3125Gb\/s Burst-Mode CDR Circuit using a ?? DAC","author":"terada","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523175"},{"key":"ref1","first-page":"224","article-title":"A 20\/10\/5\/2.5Gb\/s Power-scaling Burst-Mode CDR Circuit Using GVCO\/Div2\/DFF Tri-mode Cells","author":"liang","year":"2008","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2011,2,20]]},"end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746261.pdf?arnumber=5746261","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:50:52Z","timestamp":1490079052000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746261\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746261","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}