{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,24]],"date-time":"2026-06-24T02:30:37Z","timestamp":1782268237949,"version":"3.54.5"},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746282","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"202-204","source":"Crossref","is-referenced-by-count":4,"title":["A 32Gb MLC NAND flash memory with V<inf>th<\/inf> margin-expanding schemes in 26nm CMOS"],"prefix":"10.1109","author":[{"given":"Tae-yun","family":"Kim","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sang-Don","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jin-su","family":"Park","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ho-youb","family":"Cho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Byoung-sung","family":"You","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kwang-ho","family":"Baek","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jae-ho","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chang-won","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Misun","family":"Yun","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Min-su","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jong-woo","family":"Kim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Eun-seong","family":"Jang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hyun","family":"Chung","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Sang-o","family":"Lim","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bong-Seok","family":"Han","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yo-Hwan","family":"Koh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"132","article-title":"A multi-level-cell 32Mb flash memory","author":"bauer","year":"1995","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"188","article-title":"A Zeroing Cell-to-Cellinterference Page Architecture With Temporary LSB Storing and Parallel MSB Program Scheme for MLC NAND Flash Memories","author":"park","year":"2007","journal-title":"Symp VLSI Circuits"},{"key":"ref5","first-page":"128","article-title":"A 3.3V 32Mb NAND Flash memory with incremental step pulse programming scheme","author":"suh","year":"1995","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"446","article-title":"A 32Gb MLC NAND Flash Memory with Vth Endurance Enhancing Schemes in 32nm CMOS","author":"lee","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","first-page":"240","article-title":"A 48nm 32Gb 8-Level NAND Flash Memory with 5.5MB\/s Program Throughput","author":"chang","year":"2009","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2011,2,20]]},"end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746282.pdf?arnumber=5746282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:28:10Z","timestamp":1490066890000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746282","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}