{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,14]],"date-time":"2026-10-14T08:05:46Z","timestamp":1791965146944,"version":"4.3.4"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746286","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T23:44:40Z","timestamp":1302306280000},"page":"210-211","source":"Crossref","is-referenced-by-count":45,"title":["A 4Mb conductive-bridge resistive memory with 2.3GB\/s read-throughput and 216MB\/s program-throughput"],"prefix":"10.1109","author":[{"given":"Wataru","family":"Otsuka","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Koji","family":"Miyata","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Makoto","family":"Kitagawa","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Keiichi","family":"Tsutsui","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tomohito","family":"Tsushima","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroshi","family":"Yoshihara","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tomohiro","family":"Namise","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yasuhiro","family":"Terao","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kentaro","family":"Ogata","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"89","article-title":"A Novel CUxSiyO Resistive Memory in Logic Technology with Excellent Data Retention Distribution for Embedded Applications","author":"wang","year":"2010","journal-title":"Dig Symp VLS\/Technology"},{"key":"ref3","first-page":"91","article-title":"A Novel TiTe Buffered Cu-GeSb Te\/Si02 Electrochemical Resistive Memory (ReRAM)","author":"lin","year":"2010","journal-title":"Dig Symp VLSI Technology"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2007.4419064"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488319"},{"key":"ref2","first-page":"268","article-title":"A 90nm 4Mb Embedded Phase-Change Memory with 1.2V 12ns Read Access Time and 1MB\/s Write Throughput","author":"sandre","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977509"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2011,2,20]]},"end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746286.pdf?arnumber=5746286","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:31:44Z","timestamp":1490081504000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746286\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746286","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}