{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,30]],"date-time":"2025-12-30T08:46:41Z","timestamp":1767084401141},"reference-count":5,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746307","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T23:44:40Z","timestamp":1302306280000},"page":"254-256","source":"Crossref","is-referenced-by-count":38,"title":["A 64Mb SRAM in 32nm High-k metal-gate SOI technology with 0.7V operation enabled by stability, write-ability and read-ability enhancements"],"prefix":"10.1109","author":[{"given":"Harold","family":"Pilo","sequence":"first","affiliation":[]},{"given":"Igor","family":"Arsovski","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Batson","sequence":"additional","affiliation":[]},{"given":"Geordie","family":"Braceras","sequence":"additional","affiliation":[]},{"given":"John","family":"Gabric","sequence":"additional","affiliation":[]},{"given":"Robert","family":"Houle","sequence":"additional","affiliation":[]},{"given":"Steve","family":"Lamphier","sequence":"additional","affiliation":[]},{"given":"Frank","family":"Pavlik","sequence":"additional","affiliation":[]},{"given":"Adnan","family":"Seferagic","sequence":"additional","affiliation":[]},{"given":"Liang-Yu","family":"Chen","sequence":"additional","affiliation":[]},{"given":"Shang-Bin","family":"Ko","sequence":"additional","affiliation":[]},{"given":"Carl","family":"Radens","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"348","article-title":"A Configurable SRAM with Constant-Negative-Level Write Buffer for Low-Voltage Operation with 0.149?m2 Cell in 32nm High-k Metal-Gate CMOS","author":"fujimura","year":"2010","journal-title":"ISSCC Digest of Technical Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342773"},{"key":"ref5","first-page":"346","article-title":"A 32nm High-k Metal Gate SRAM with Adaptive Dynamic Stability Enhancement for Low-Voltage Operation","author":"kolar","year":"2010","journal-title":"ISSCC Digest of Technical Papers"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2008.4523215"},{"key":"ref1","article-title":"High Performance 32nm SOI CMOS with High-k\/Metal Gate and 0.149?m2 SRAM and Ultra Low-k Back End with Eleven Levels of Copper","author":"greene","year":"2009","journal-title":"Symposium on VLSI Technology"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2011,2,20]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746307.pdf?arnumber=5746307","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T07:17:25Z","timestamp":1490080645000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746307\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746307","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}