{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,20]],"date-time":"2026-03-20T00:07:37Z","timestamp":1773965257162,"version":"3.50.1"},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746310","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"260-262","source":"Crossref","is-referenced-by-count":53,"title":["A 28nm high-density 6T SRAM with optimized peripheral-assist circuits for operation down to 0.6V"],"prefix":"10.1109","author":[{"given":"Mahmut E.","family":"Sinangil","sequence":"first","affiliation":[]},{"given":"Hugh","family":"Mair","sequence":"additional","affiliation":[]},{"given":"Anantha P.","family":"Chandrakasan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"128","article-title":"Stable SRAM Cell Design for the 32nm Node and Beyond","author":"chang","year":"2005","journal-title":"IEEE Symposium on VLSI Technology"},{"key":"ref3","first-page":"382","article-title":"A Single-Power-Supply 0.7V 1GHz 45nm SRAM with An Asymmetrical Unit-?-ratio Memory Cell","author":"kawasumi","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref6","first-page":"226","article-title":"The Scaling of Data Sensing Schemes for High Speed Cache Design in Sub-0.18?m Technologies","author":"zhang","year":"2000","journal-title":"IEEE Symposium on VLSI Circuits"},{"key":"ref5","first-page":"328","article-title":"A 65nm 8T Sub-Vt SRAM Employing Sense-Amplifier Redundancy","author":"verma","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"348","article-title":"A Configurable SRAM with Constant-Negative-Level Write Buffer for Low-Voltage Operation with 0.149?m2 Cell in 32nm High-K Metal-Gate CMOS","author":"fujimura","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433816"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2011,2,20]]},"end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746310.pdf?arnumber=5746310","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,20]],"date-time":"2017-03-20T23:03:13Z","timestamp":1490050993000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746310\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746310","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}