{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,10,23]],"date-time":"2026-10-23T11:57:51Z","timestamp":1792756671153,"version":"4.5.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746344","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"338-340","source":"Crossref","is-referenced-by-count":73,"title":["A 77% energy-saving 22-transistor single-phase-clocking D-flip-flop with adaptive-coupling configuration in 40nm CMOS"],"prefix":"10.1109","author":[{"given":"Chen Kong","family":"Teh","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tetsuya","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hiroyuki","family":"Hara","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mototsugu","family":"Hamada","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.938376"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568722"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.16303"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.2000.876032"},{"key":"ref8","article-title":"A New Timing Closure Methodology for an SoC with Multiple On-chip Regulators","author":"shiozawa","year":"2010","journal-title":"Design Automation Conference User Track 7U 4S"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831498"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696218"},{"key":"ref1","first-page":"262","article-title":"A 9.7mW AAC-Decoding, 620mW H.264 720p 60fps Decoding, 8-Core Media Processor with Embedded Forward-Body-Biasing and Power-Gating Circuit in 65nm CMOS Technology","author":"nomura","year":"2008","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2011,2,20]]},"end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746344.pdf?arnumber=5746344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:14:38Z","timestamp":1490066078000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746344","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}