{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:48:58Z","timestamp":1761662938455},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746390","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T23:44:40Z","timestamp":1302306280000},"page":"444-446","source":"Crossref","is-referenced-by-count":10,"title":["A 20Gb\/s digitally adaptive equalizer\/DFE with blind sampling"],"prefix":"10.1109","author":[{"given":"Yu-Ming","family":"Ying","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shen-Iuan","family":"Liu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"170","article-title":"A 20Gb\/s 40mW Equalizer in 90nm CMOS Technology","author":"ibrahim","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","first-page":"216","article-title":"A 19Gb\/s 38mW 1-Tap Speculative DFE Receiver in 90nm CMOS","author":"turker","year":"2009","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1049\/el.2009.1525"},{"key":"ref5","first-page":"228","article-title":"A 40-Gb\/s CDR with Adaptive Decision-Point Control Using Eye-Opening-Monitor Feedback","author":"noguchi","year":"2008","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref2","first-page":"50","article-title":"A 21-Gb\/s 87-mW Transceiver with FFE\/DFE\/Linear Equalizer in 65-nm CMOS Technology","author":"wang","year":"2009","journal-title":"IEEE Symp VLSI Circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.880629"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2011,2,20]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746390.pdf?arnumber=5746390","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T03:10:35Z","timestamp":1490065835000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746390\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746390","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}