{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:45:06Z","timestamp":1774716306385,"version":"3.50.1"},"reference-count":4,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746413","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T19:44:40Z","timestamp":1302291880000},"page":"496-498","source":"Crossref","is-referenced-by-count":43,"title":["A 1.2V 12.8GB\/s 2Gb mobile Wide-I\/O DRAM with 4×128 I\/Os using TSV-based stacking"],"prefix":"10.1109","author":[{"given":"Jung-Sik","family":"Kim","sequence":"first","affiliation":[]},{"given":"Chi Sung","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Hocheol","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Donghyuk","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Hyong-Ryol","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Sooman","family":"Hwang","sequence":"additional","affiliation":[]},{"given":"Byongwook","family":"Na","sequence":"additional","affiliation":[]},{"given":"Joungwook","family":"Moon","sequence":"additional","affiliation":[]},{"given":"Jin-Guk","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hanna","family":"Park","sequence":"additional","affiliation":[]},{"given":"Jang-Woo","family":"Ryu","sequence":"additional","affiliation":[]},{"given":"Kiwon","family":"Park","sequence":"additional","affiliation":[]},{"given":"Sang-Kyu","family":"Kang","sequence":"additional","affiliation":[]},{"given":"So-Young","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hoyoung","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Jong-Min","family":"Bang","sequence":"additional","affiliation":[]},{"given":"Hyunyoon","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Minsoo","family":"Jang","sequence":"additional","affiliation":[]},{"given":"Cheolmin","family":"Han","sequence":"additional","affiliation":[]},{"given":"Jung-Bae","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Kyehyun","family":"Kyung","sequence":"additional","affiliation":[]},{"given":"Joo-Sun","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ASSCC.2006.357915"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"1006","DOI":"10.1109\/TVLSI.2003.817524","article-title":"Block-Based Multiperiod Dynamic Memory Design for Low Data-Retention Power","volume":"11","author":"kim","year":"2003","journal-title":"IEEE Trans VLSI Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.658627"},{"key":"ref1","year":"2001"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2011,2,20]]},"end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746413.pdf?arnumber=5746413","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T18:18:38Z","timestamp":1497896318000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746413\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":4,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746413","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}