{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:31:35Z","timestamp":1725708695929},"reference-count":6,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2011,2]]},"DOI":"10.1109\/isscc.2011.5746414","type":"proceedings-article","created":{"date-parts":[[2011,4,8]],"date-time":"2011-04-08T23:44:40Z","timestamp":1302306280000},"page":"498-500","source":"Crossref","is-referenced-by-count":15,"title":["A 40nm 2Gb 7Gb\/s\/pin GDDR5 SDRAM with a programmable DQ ordering crosstalk equalizer and adjustable clock-tracking BW"],"prefix":"10.1109","author":[{"given":"Seung-Jun","family":"Bae","sequence":"first","affiliation":[]},{"given":"Young-Soo","family":"Sohn","sequence":"additional","affiliation":[]},{"given":"Tae-Young","family":"Oh","sequence":"additional","affiliation":[]},{"given":"Si-Hong","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yun-Seok","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Dae-Hyun","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Sang-Hyup","family":"Kwak","sequence":"additional","affiliation":[]},{"given":"Ho-Seok","family":"Seol","sequence":"additional","affiliation":[]},{"given":"Chang-Ho","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Min-Sang","family":"Park","sequence":"additional","affiliation":[]},{"given":"Gong-Heom","family":"Han","sequence":"additional","affiliation":[]},{"given":"Byeong-Cheol","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Yong-Ki","family":"Cho","sequence":"additional","affiliation":[]},{"given":"Hye-Ran","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Su-Yeon","family":"Doo","sequence":"additional","affiliation":[]},{"given":"Young-Sik","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Dong-Seok","family":"Kang","sequence":"additional","affiliation":[]},{"given":"Young-Ryeol","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Sam-Young","family":"Bang","sequence":"additional","affiliation":[]},{"given":"Sun-Young","family":"Park","sequence":"additional","affiliation":[]},{"given":"Yong-Jae","family":"Shin","sequence":"additional","affiliation":[]},{"given":"Gil-Shin","family":"Moon","sequence":"additional","affiliation":[]},{"given":"Cheol-Goo","family":"Park","sequence":"additional","affiliation":[]},{"given":"Woo-Seop","family":"Kim","sequence":"additional","affiliation":[]},{"given":"Hyang-Ja","family":"Yang","sequence":"additional","affiliation":[]},{"given":"Jeong-Don","family":"Lim","sequence":"additional","affiliation":[]},{"given":"Kwang-Il","family":"Park","sequence":"additional","affiliation":[]},{"given":"Joo Sun","family":"Choi","sequence":"additional","affiliation":[]},{"given":"Young-Hyun","family":"Jun","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"66","article-title":"A 2 Gb\/s\/pin 4-PAM parallel bus interface with transmit crosstalk cancellation, equalization, and integrating receivers","author":"zerbe","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2010.5560300"},{"key":"ref6","first-page":"452","article-title":"A 27 Gb\/s forwarded-clock I\/O receiver using an injection-locked LC-DCO in 45nm CMOS","author":"o'mahony","year":"0","journal-title":"ISSCC Dig Tech Papers"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320971"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977344"},{"key":"ref1","first-page":"278","article-title":"A 60nm 6Gb\/s\/pin GDDR5 Graphics DRAM with Multifaceted Clocking and ISI\/SSN-Reduction Techniques","author":"bae","year":"0","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2011 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2011,2,20]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2011,2,24]]}},"container-title":["2011 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5740653\/5746170\/05746414.pdf?arnumber=5746414","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T06:47:41Z","timestamp":1490078861000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5746414\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2011,2]]},"references-count":6,"URL":"https:\/\/doi.org\/10.1109\/isscc.2011.5746414","relation":{},"subject":[],"published":{"date-parts":[[2011,2]]}}}