{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T03:01:04Z","timestamp":1725418864896},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/isscc.2012.6176952","type":"proceedings-article","created":{"date-parts":[[2012,4,5]],"date-time":"2012-04-05T13:40:15Z","timestamp":1333633215000},"page":"136-138","source":"Crossref","is-referenced-by-count":4,"title":["An 8GB\/s quad-skew-cancelling parallel transceiver in 90nm CMOS for high-speed DRAM interface"],"prefix":"10.1109","author":[{"given":"Young-Sik","family":"Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seon-Kyoo","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Seung-Jun","family":"Bae","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Young-Soo","family":"Sohn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jung-Bae","family":"Lee","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Joo Sun","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hong-June","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Yoon","family":"Sim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","first-page":"128","article-title":"A 16-Gb\/s Differential I\/O Cell with 380fs RJ in an Emulated 40nm DRAM Process","author":"nguyen","year":"2009","journal-title":"SOVC"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2009.2034417"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746414"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434008"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/4.962286"},{"key":"5","first-page":"482","article-title":"A 1GHz ADPLL with a 1.25ps Minimum-Resolution Sub-Exponent TDC in 0.18um CMOS","author":"lee","year":"2010","journal-title":"ISSCC Dig Tech Papers"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746387"}],"event":{"name":"2012 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2012,2,19]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2012,2,23]]}},"container-title":["2012 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171933\/6176863\/06176952.pdf?arnumber=6176952","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:54:53Z","timestamp":1490100893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176952\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2012.6176952","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}