{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:14:13Z","timestamp":1763468053029,"version":"3.41.2"},"reference-count":5,"publisher":"IEEE","license":[{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2012,2,1]],"date-time":"2012-02-01T00:00:00Z","timestamp":1328054400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/isscc.2012.6176969","type":"proceedings-article","created":{"date-parts":[[2012,4,5]],"date-time":"2012-04-05T13:40:15Z","timestamp":1333633215000},"page":"188-190","source":"Crossref","is-referenced-by-count":105,"title":["3D-MAPS: 3D Massively parallel processor with stacked memory"],"prefix":"10.1109","author":[{"given":"Dae Hyun","family":"Kim","sequence":"first","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Krit","family":"Athikulwongse","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Michael","family":"Healy","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Mohammad","family":"Hossain","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Moongon","family":"Jung","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Ilya","family":"Khorosh","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Gokul","family":"Kumar","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Young-Joon","family":"Lee","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Dean","family":"Lewis","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Tzu-Wei","family":"Lin","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Chang","family":"Liu","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Shreepad","family":"Panth","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Mohit","family":"Pathak","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Minzhen","family":"Ren","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Guanhao","family":"Shen","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Taigon","family":"Song","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Dong Hyuk","family":"Woo","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Xin","family":"Zhao","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Joungho","family":"Kim","sequence":"additional","affiliation":[{"name":"KAIST, Daejeon, Korea"}]},{"given":"Ho","family":"Choi","sequence":"additional","affiliation":[{"name":"Amkor Technology, Seoul, Korea"}]},{"given":"Gabriel","family":"Loh","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Hsien-Hsin","family":"Lee","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]},{"given":"Sung Kyu","family":"Lim","sequence":"additional","affiliation":[{"name":"Georgia Institute of Technology, Atlanta, GA"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5434016"},{"key":"2","first-page":"130","article-title":"8Gb 3D DDR3 DRAM Using Through-Silicon-Via Technology","author":"kang","year":"2009","journal-title":"ISSCC Dig Tech Papers"},{"key":"1","first-page":"270","article-title":"Neuromorphic Vision Chip Fabricated Using Three-Dimensional Integration Technology","author":"koyanagi","year":"2001","journal-title":"ISSCC Dig Tech Papers"},{"key":"5","first-page":"1","article-title":"Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory","author":"healy","year":"2010","journal-title":"IEEE Custom Integrated Circuits Conf"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746413"}],"event":{"name":"2012 IEEE International Solid- State Circuits Conference - (ISSCC)","start":{"date-parts":[[2012,2,19]]},"location":"San Francisco, CA, USA","end":{"date-parts":[[2012,2,23]]}},"container-title":["2012 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171933\/6176863\/06176969.pdf?arnumber=6176969","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T18:39:07Z","timestamp":1753900747000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/6176969\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":5,"URL":"https:\/\/doi.org\/10.1109\/isscc.2012.6176969","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}