{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T15:21:17Z","timestamp":1772119277742,"version":"3.50.1"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2012,2]]},"DOI":"10.1109\/isscc.2012.6176988","type":"proceedings-article","created":{"date-parts":[[2012,4,5]],"date-time":"2012-04-05T13:40:15Z","timestamp":1333633215000},"page":"230-232","source":"Crossref","is-referenced-by-count":31,"title":["A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active V<inf>MIN<\/inf>-enhancing assist circuitry"],"prefix":"10.1109","author":[{"given":"Eric","family":"Karl","sequence":"first","affiliation":[]},{"given":"Yih","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Yong-Gee","family":"Ng","sequence":"additional","affiliation":[]},{"given":"Zheng","family":"Guo","sequence":"additional","affiliation":[]},{"given":"Fatih","family":"Hamzaoglu","sequence":"additional","affiliation":[]},{"given":"Uddalak","family":"Bhattacharya","sequence":"additional","affiliation":[]},{"given":"Kevin","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Kaizad","family":"Mistry","sequence":"additional","affiliation":[]},{"given":"Mark","family":"Bohr","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2011.5746307"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.2011.6131655"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2009.4977505"},{"key":"7","first-page":"56","article-title":"A 22nm IA Multi-CPU and GPU System-on-Chip","author":"damaraju","year":"2012","journal-title":"ISSCC Dig Tech Papers"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2010.5433816"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2008.917506"},{"key":"4","first-page":"348","article-title":"A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149?m2 cell in 32nm high-k metal-gate CMOS","author":"fujimura","year":"2010","journal-title":"ISSCC Dig Tech Papers"}],"event":{"name":"2012 IEEE International Solid- State Circuits Conference - (ISSCC)","location":"San Francisco, CA, USA","start":{"date-parts":[[2012,2,19]]},"end":{"date-parts":[[2012,2,23]]}},"container-title":["2012 IEEE International Solid-State Circuits Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/6171933\/6176863\/06176988.pdf?arnumber=6176988","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,21]],"date-time":"2017-03-21T12:54:42Z","timestamp":1490100882000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/6176988\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2012,2]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/isscc.2012.6176988","relation":{},"subject":[],"published":{"date-parts":[[2012,2]]}}}